重命名 "7" -> CSA-vertical-4gt-32bit
This commit is contained in:
parent
adbcbf7e43
commit
89e89b8280
7
modules/CSA-vertical-4gt-32bit/readme.md
Normal file
7
modules/CSA-vertical-4gt-32bit/readme.md
Normal file
@ -0,0 +1,7 @@
|
|||||||
|
# CSA
|
||||||
|
|
||||||
|
```text
|
||||||
|
这大概是借助墙电作外围控制的2rtCSA乘,归类:乘法器,串行CSA乘。
|
||||||
|
```
|
||||||
|
|
||||||
|
http://shenjack.top:5100/ARS/ARS-docs/issues/11
|
Loading…
Reference in New Issue
Block a user